


(51) International Patent Classification 6:		(11) International Publication Number:	WO 98/22905
G06K 19/073, H01L 27/144	A1	(43) International Publication Date:	28 May 1998 (28.05.98
(21) International Application Number: PCT/EP97 (22) International Filing Date: 3 November 1997 (03)		DE, DK, ES, FI, FR, GB, GR,	
(30) Priority Data: 9624198.9 21 November 1996 (21.11.96) (71) Applicant (for all designated States except (/S): MOTO LTD. [GB/GB]; Jays Close, Viables Industrial Estatingstoke, Hampshire RG22 4PD (GB).	OROL	Before the expiration of the tin claims and to be republished in amendments.	
(72) Inventors; and (75) Inventors'Applicants (for US only): WHELAN, [GB/GB]; 33 Alwyn Drive, East Kilbride G74 4RI STOUT, Graham, Henry [GB/GB]; 44 Carrick C Giffnock, Glasgow G46 6PP (GB).	Ĺ (GB). [
(74) Agents: IBBOTSON, Harry et al.; Motorola, European lectual Property Operations, Midpoint, Alencon Lin ingstoke, Hampshire RG21 7P1 (GB).			
(54) Title: LIGHT DETECTION DEVICE			

provide a bias current and a reverse biased transistor. The reverse biased transistor has a drain terminal (6) coupled via a high impedance resistor (4) to the supply voltage. Incident visible light is detected by a voltage drop at the drain electrode.



FOR THE PURPOSES OF INFORMATION ONLY

Codes used to identify States party to the PCT on the front pages of pamphlets publishing international applications under the PCT.

	Albania	ES	Spain	LS	Lesotho	St	Slovenia
AL.	Albania	FI	Finland	LT	Lithuania	SK	Slovakia
AM	Armenia	FR	France	LU	Luxembourg	SN	Senegal
AT	Austria	GA	Gabon	LV	Latvia	SZ	Swaziland
AU	Australia	GB	United Kingdom	MC	Monaco	TD	Chad
AZ	Azerbaijan	GE	Georgia	MD	Republic of Moldova	TG	Togo
BA	Bosnia and Herzegovina	GH	Gliana	MG	Madagascar	TJ	Tajikistan
BB	Barbados	GN	Guinea	MK	The former Yuguslav	TM	Turkmenistan
BE	Belgium Bushing Face	GR	Greece		Republic of Macedonia	TR	Turkey
BF	Burkina Faso	HU	Hungary	ML	Mali	TT	Trinidad and Tobago
BG	Bulgaria	IE	Ireland	MN	Mongolia	ŲA	Ukraine
BJ	Benin Berin	IL	Israel	MR	Mauritania	UG	Uganda
BR	Brazil	IS	Iceland	MW	Malawi	US	United States of America
BY	Belarus	IT	Italy	MX	Mexico	UZ	Uzbekistan
CA	Canada	JР	Japan	NE	Niger	VN	Viet Nam
CF	Central African Republic	KE	Харал Кепуа	NL	Netherlands	YU	Yugoslavia
CG	Congo	KG	Kenya Kyrgyzstan	NO	Norway	zw	Zimbabwe
CH	Switzerland	KP	Democratic People's	NZ	New Zealand		
CI	Côte d'Ivoire	W.F.	Republic of Korea	PL	Poland		
CM	Cameroon	KR	Republic of Korea	PT	Portugal		
CN	China	KZ	Kazakstan	RO	Romania		
CU	Cuba	LC	Kazakstan Saint Lucia	RU	Russian Federation		
CZ	Czech Republic	LL	Saint Lucia Liechtenstein	SD	Sudan		
DE	Germany		Sri Lanka	SE	Sweden		
DK	Denmark	LK		SG	Singapore		
EE	Estonia	LR	Liberia	30			

WO 98/22905 PCT/EP97/06168

LIGHT DETECTION DEVICE

Field of the Invention

This invention relates to light detection devices and particularly but not exclusively to light detection devices for use in tamper detection applications.

Background of the Invention

10

15

20

30

In a semiconductor integrated circuit (IC), such as a banking smartcard, the IC is vulnerable to a breach of security if it falls into the hands of a dishonest person. The IC may be reverse engineered in order to reveal or modify functions and confidential data contained therein. It is known that such IC's have been decapsulated and have even undergone depassivation of the upper protective layer.

US patent 4,952,796 describes a circuit which comprises a current generator delivering current which flows into a reversed biased transistor junction. If subject to light, the reverse current in the junction increases, and the voltage at the junction terminals drops.

A problem with this arrangement is that incident light will generate reverse currents in transistors 11 and 2 of FIG.1, and this may affect the voltage drop detected at the output. Furthermore, the biasing and current generation functions of the above circuit are more susceptible to manufacturing process variations.

Also current drain, particularly in a smartcard, should be kept to a minimum, and the reverse current adversely affects the current consumption of the device. Lastly, the above circuit takes up much valuable semiconductor area, and again this is disadvantageous in a smartcard, where demand for space is at a premium.

This invention seeks to provide a light detection device which mitigates the above mentioned disadvantages.

-2-

Summary of the Invention

According to the present invention there is provided a light detection device comprising: a biasing transistor, arranged to provide a bias current; a reverse biased transistor having a control electrode arranged to be reverse biased by the bias current and having a conducting electrode; and, a resistor coupled between a supply voltage and the conducting electrode of the reverse biased transistor; wherein incident visible light is detected by a voltage drop at the conducting electrode of the reverse biased transistor.

In this way a light detection device is provided which does not generate parasitic reverse currents, and is less susceptible to manufacturing process variations.

15

10

Brief Description of the Drawing(s)

An exemplary embodiment of the invention will now be described with reference to the single figure drawing which shows a preferred embodiment of a light detection device in accordance with the invention.

Detailed Description of a Preferred Embodiment

25

20

Referring to the single figure drawing, there is shown a light detection device 10, arranged to be integrated with an IC.

The device 10 comprises a first transistor 1, having a gate terminal coupled to a supply voltage Vdd, a source terminal coupled to a ground terminal Vss and a drain terminal coupled to the supply voltage Vdd via a first high impedance resistor 3. The first transistor 1 is thus arranged to provide a bias current to be further described below.

A second transistor 2 of the device 10 has a gate terminal coupled to the drain terminal of the first transistor 1, a source terminal coupled to the ground terminal Vss and a drain terminal 5 coupled to the supply voltage

-3-

Vdd via a second high impedance resistor 4, and further coupled to an output terminal 6. The high impedance resistor 4 is an undoped polysilicon resistor.

- In operation, the gate terminal of the second transistor 2 is arranged to be reverse biased by receiving the bias current from the drain terminal of the first transistor 1.
- When the drain terminal 5 of the second transistor is subjected to incident visible light, a small reverse current is generated between drain 5 and the ground terminal Vss. This current flow lowers the voltage at drain 5, and this voltage drop is detected by circuitry (not shown) coupled to the output terminal 6.
- 15 Since the second high impedance resistor is an undoped polysilicon resistor, extremely small currents can be detected, making the device 10 very sensitive to incident light.
- No parasitic reverse currents are generated, and during the
 manufacturing process of the device 10, only one resistivity process is
 required to fabricate the first and the second high impedance resistors 3
 and 4, and this will not introduce variations which will significantly affect
 the performance of the device 10.
- 25 It will be appreciated that alternative embodiments to the one described above are possible. For example, the biasing arrangement may vary from the precise configuration described above. In addition, the first and second resistors could be fabricated from a material other than undoped polysilicon.

Claims

- 1. A light detection device comprising:
- a biasing circuit arranged to provide a bias current; a reverse biased transistor having a control electrode arranged to be reverse biased by the bias current and having a conducting electrode; and, a resistor coupled between a supply voltage and the conducting electrode of the reverse biased transistor;
- wherein incident visible light is detected by a voltage drop at the conducting electrode of the reverse biased transistor.
 - 2. The device of claim 1 wherein the resistor is a high impedance resistor.

15

- 3. The device of claim 1 wherein the resistor is an undoped polysilicon resistor.
- 4. The device of claim 1 wherein the biasing circuit comprises a biasing 20 transistor having a conducting electrode coupled to the supply voltage via a biasing resistor.
 - 5. The device of claim 4 wherein the biasing resistor is a high impedance resistor.

25

- 6. The device of claim 5 wherein the biasing resistor is an undoped polysilicon resistor.
- 7. A smart-card incorporating the device of claim 1.

1/1




FIG.1

INTERNATIONAL SEARCH REPORT

PCT/EP 97/06168

		1 101	/ 21 3// 00108
A. CLASSIF IPC 6	GO6K19/073 H01L27/144		Š.
	•		
	International Fatent Classification (IPC) or to both national classificat	ion and IPC	
B. FIELDS			
IPC 6	cumentation searched (classification system followed by classification $G06K - H01L$	n symbols)	
Documentati	on searched other than minimum documentation to the extent that su	ch documents are included in t	ne fields searched
			·
Electronic da	ata base consulted during the international search (name of data bas	e and, where practical, search	terms used)
C. DOCUME	NTS CONSIDERED TO BE RELEVANT		
Category *	Citation of document, with indication, where appropriate, of the rele	vant passages	Relevant to claim No.
Α	US 4 952 796 A (FRUHAUF SERGE ET August 1990 cited in the application see abstract; figure 1	AL) 28	1-7
A	GB 2 074 788 A (TOKYO SHIBAURA EL CO) 4 November 1981 see abstract; figures 3,5 see page 1, line 38 - line 52 see page 2, line 3 - line 15	1-6	
Α	US 4 910 707 A (SCHRENK HARTMUT) 1990 see figures 2,4 see column 3, line 23 - column 4,		1-6
	-	/	
	Al Control of the Con		
X Furti	ner documents are listed in the continuation of box C.	χ Patent family member	rs are listed in annex.
"A" docume consid "E" earlier of filling d "L" docume which citation "O" docume other of the citation of the c	ant defining the general state of the art which is not ared to be of particular relevance tocument but published on or after the international atteins the published on priority claim(s) or is cited to establish the publicabondate of another or other special reason (as specified) and referring to an oral disclosure, use, exhibition or means ent published prior to the International filing date but and the priority date claimed	or priority date and not in cited to understand the p invention "X" document of particular relectants be considered no involve an inventive step "Y" document of particular relectants be considered to document is combined we ments, such combination in the art. "&" document member of the steps of the s	vel or cannot be considered to when the document is taken alone awance; the claimed invention involve an inventive step when the ith one or more other such docubeing obvious to a person skilled same patent family
Date of the	actual completion of theinternational search	Date of mailting of the inte	rnational search report
1	4 April 1998	22/04/1998	
Name and r	mailing address of the ISA European Patent Office, P.B. 5818 Patentiaan 2 Nt 2280 HV Rijswijk Tel. (+31-70) 340-2040, Tx. 31 651 epo nl, Fax: (+31-70) 340-3016	Authorized officer Visscher, [

Form PCT/ISA/210 (second sheet) (July 1992)

page 1 of 2

INTERNATIONAL SEARCH REPORT

Inter onal Application No PCT/EP 97/06168

Category *	ation) DOCUMENTS CONSIDERED TO BE RELEVANT Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
	aupropriate, or the relevant passages	newvant to ctaim no.
:	EP 0 437 307 A (PARADIGM TECHNOLOGY INC)	1-3
	17 July 1991	
	see abstract; figure 2 see column 2, line 2 - line 32	
	32	
Ì		•
		·
		İ
ŀ		
	<u>.</u>	
		·
- 1	•	

Form PCT/ISA/210 (continuation of second sheet) (July 1992)

INTERNATIONAL SEARCH REPORT

Jormation on patent family members

Inter anal Application No PCT/EP 97/06168

Patent document cited in search repor	Publication t date	Patent family member(s)	Publication date
US 4952796	A 28-08-90	FR 2619959 A DE 3875431 A EP 0306395 A JP 1091022 A	03-03-89 26-11-92 08-03-89 10-04-89
GB 2074788	A 04-11-81	JP 56150871 A DE 3115695 A US 4949152 A	21-11-81 04-02-82 14-08-90
US 4910707	A 20-03-90	EP 0178512 A JP 61084054 A	23-04-86 28-04-86
EP 0437307	A 17-07-91	US 5172211 A CA 2034057 A JP 5267581 A US 5168076 A	15-12-92 13-07-91 15-10-93 01-12-92